[1]
A. Ponniran, Mohd Hafizie Yatim, M. A. N. Kasiran, M. K. R. Noor, Rini Noor Hasanah, and Waru Djuriatno, “7-level of Asymmetric MLI with Reduced Number of Switching Devices Structure for High Power-Density Achievement Using Pareto-Front Method”, IJIE, vol. 17, no. 9, pp. 1–11, Dec. 2025, Accessed: Apr. 07, 2026. [Online]. Available: https://publisher.uthm.edu.my/ojs/index.php/ijie/article/view/19872