Ponniran, A. (2025) “7-level of Asymmetric MLI with Reduced Number of Switching Devices Structure for High Power-Density Achievement Using Pareto-Front Method”, International Journal of Integrated Engineering, 17(9), pp. 1–11. Available at: https://publisher.uthm.edu.my/ojs/index.php/ijie/article/view/19872 (Accessed: 7 April 2026).