Maruf MH, Pranto SI, Ashrafi MSI, et al. High-Performance Bootstrapped Sample & Hold Circuit for ADCs: Achieving Low Power and Enhanced SNR/SNDR in 45nm CMOS Technology. jeva. 2025;6(1):59-69. Accessed April 8, 2026. https://publisher.uthm.edu.my/ojs/index.php/jeva/article/view/21547