C V, Y MR, S R, T SK. Performance Analysis of Nano Transistor Based Binary and Ternary Logic Gates. IJIE [Internet]. 2024 Apr. 16 [cited 2026 Apr. 7];16(2):66-75. Available from: https://publisher.uthm.edu.my/ojs/index.php/ijie/article/view/14671