Ponniran, A. et al. 2025. 7-level of Asymmetric MLI with Reduced Number of Switching Devices Structure for High Power-Density Achievement Using Pareto-Front Method. International Journal of Integrated Engineering. 17, 9 (Dec. 2025), 1–11.